Modeling and Simulation of Time Domain Faults in Digital Systems
João Paulo Cacho Teixeira,
Inesc-ID –
Abstract:
The purpose of this seminar is to present and discuss novel modeling and fault simulation techniques for two types of dynamic faults in digital systems: transient power supply voltage drops and transient delays in logic elements or signals paths. Techniques and tools currently used for permanent faults are reused for dynamic (permanent) and intermittent faults. For transient power supply voltage drops, two approaches are proposed: delay fault injection in all logic elements of the CUT (Circuit Under Test), or modulation of the clock and observation rate. For transient delays (e.g., SEU), single delay injection is performed at logic element level. Delay modulation is carried out by fault injection using the PLI interface of the commercial Verilog simulation tool, from Cadence. Preliminary results, using an ISCAS’85 benchmark circuit, show that CUTs with long critical paths are very sensitive to power supply transients. Moreover, a pseudo-random test pattern can be used to identify the dependence of the CUT sensitivity to delay faults on defect size, for a given clock period.
Date: 2004-Sep-23 Time: 16:00:00 Room: 336
For more information:
Upcoming Events
Mathematics, Physics & Machine Learning Seminar Series (Online)

The Mathematics, Physics & Machine Learning seminar series has started on October 2020 and runs until March 2021.
The seminars aim to bring together mathematicians and physicists interested in machine learning (ML) with ML and AI experts interested in mathematics and physics, with the goal of introducing innovative Mathematics and Physics-inspired techniques in Machine Learning and, reciprocally, applying Machine Learning to problems in Mathematics and Physics.
Attendance is free but registration is required.
More information is available here.
International European Conference on Parallel and Distributed Computing

The 27th International European Conference on Parallel and Distributed Computing (Euro-Par 2021) will take from August 30 to September 3 2021 in Lisbon.
Euro-Par is the prime European conference covering all aspects of parallel and distributed processing, ranging from theory to practice, from small to the largest parallel and distributed systems and infrastructures, from fundamental computational problems to full-fledged applications, from architecture, compiler, language and interface design and implementation, to tools, support infrastructures, and application performance aspects.
The 2021 edition of Euro-Par will be organized as a collaboration between INESC-ID and Instituto Superior Técnico (IST).
Important Dates:
– Abstract Submission: February 5, 2021
– Paper Submission Deadline: February 12, 2021
– Author Notification: April 30, 2021
– Camera-Ready Papers: June 6, 2021
More information is available here.