Linearity improvement techniques for high-speed ADCs
Pedro Figueiredo,
ChipIdea Microelectrónica –
Abstract:
The Analog-to-Digital Converters (ADCs) are the link between the “real” analog world and the tremendous processing and memorization possibilities of the digital circuits. There are several architectures, each suited to a certain sampling frequency / resolution range. This talk will focus on high-speed medium resolution ADCs implemented in CMOS technologies, which are a fundamental building block of many video and communication systems, as well as of optical and magnetic data storage frontends. The linearity that can be achieved by these converters is mainly limited by the offset voltages existing in its constituting blocks. This talk addresses state-of-art offset reduction techniques, and presents results from integrated ADC prototypes.
Date: 2006-Nov-23 Time: 14:00:00 Room: 336
For more information:
Upcoming Events
INESC-ID ESR Talks – February 2023

If you are a masters/PhD student or a postdoctoral fellow, come and present your work in an informal and friendly environment – and savour some tasty snacks!
Individual talks will be 10-15 minutes plus time for feedback. Enroll on your selected date by emailing pedro.ferreira[at]inesc-id.pt.
Happening on the second Wednesday of every month (4pm-5pm):
- 15 February (Alves Redol, Room 9)
- 15 March (Alves Redol, Room 9)
- 12 April (Alves Redol, Room 9)
- 10 May (Alves Redol, Room 9)
- 14 June (Alves Redol, Room 9)
- 12 July (Alves Redol, Room 9)
We hope to see you there!