Chip-Multiprocessor using Data Driven Multithreading (DDM) and Conventional Microprocessors Cores
Pedro Trancoso,
Department of Computer Science, University of Cyprus –
Abstract:
Data-Driven Multithreading (DDM) is a non-blocking multithreading execution model that tolerates inter-node latency by scheduling threads for execution based on data availability. In order to exploit the benefits of dataflow execution without the penalties of custom designed systems, we show how DDM may be implemented in systems equipped with regular off-the-shelf microprocessors. In addition, we use the characteristics of DDM scheduling to implement a cache management policy (CacheFlow) that further improves the performance.
In this presentation we show a brief evaluation of DDM and CacheFlow by simulating the execution of several SPLASH-2 scientific applications on a DDM network of workstations (D2NOW) with up to 32 nodes. The results are very encouraging as the speedup observed for a 16- and 32-node configuration was 14.4 and 26.0, respectively. In addition, we show how this work will be extended to the Chip-Multiprocessor architecture, as well as preliminary results for this new implementation.
Date: 2005-Feb-24 Time: 14:00:00 Room: 905 (Auditório Omega)
For more information:
Upcoming Events
Mathematics, Physics & Machine Learning Seminar Series (Online)
The Mathematics, Physics & Machine Learning seminar series has started on October 2020 and runs until March 2021.
The seminars aim to bring together mathematicians and physicists interested in machine learning (ML) with ML and AI experts interested in mathematics and physics, with the goal of introducing innovative Mathematics and Physics-inspired techniques in Machine Learning and, reciprocally, applying Machine Learning to problems in Mathematics and Physics.
Attendance is free but registration is required.
More information is available here.
International European Conference on Parallel and Distributed Computing
The 27th International European Conference on Parallel and Distributed Computing (Euro-Par 2021) will take from August 30 to September 3 2021 in Lisbon.
Euro-Par is the prime European conference covering all aspects of parallel and distributed processing, ranging from theory to practice, from small to the largest parallel and distributed systems and infrastructures, from fundamental computational problems to full-fledged applications, from architecture, compiler, language and interface design and implementation, to tools, support infrastructures, and application performance aspects.
The 2021 edition of Euro-Par will be organized as a collaboration between INESC-ID and Instituto Superior Técnico (IST).
Important Dates:
– Abstract Submission: February 5, 2021
– Paper Submission Deadline: February 12, 2021
– Author Notification: April 30, 2021
– Camera-Ready Papers: June 6, 2021
More information is available here.