Power and Delay Comparison of Binary and Quaternary Arithmetic Circuits
Cristiano Lazzari,
R – INESC-ID Lisboa –
Abstract:
Interconnections play a crucial role in deep sub-micron designs since they dominate the delay, power and area. This is especially critical for modern million-gates FPGAs, where as much as 90% of chip area is devoted to interconnections. Multiple-valued logic allows for the reduction of the required number of signals in the circuit, hence can serve as a means to effectively curtail the impact of interconnections. We present in this paper a comparison of binary and quaternary implementations of arithmetic modules based on lookup table structures using voltage-mode circuits. Our assessment demonstrates that significant power reduction is possible through the use of quaternary structures, with very low delay penalties.
- Date and local
- Tuesday, November, 3 2009, 11h30, room 336 at INESC-ID, Lisbon.
- More info
-
Seminars page of INESC-ID
Seminar organized by the
ALGOS group (algos.inesc-id.pt)
Date: 2009-Nov-03 Time: 11:30:00 Room: 336
For more information:
- seminars@algos.inesc-id.pt
- +351 213100399
Upcoming Events
INESC-ID ESR Talks – February 2023

If you are a masters/PhD student or a postdoctoral fellow, come and present your work in an informal and friendly environment – and savour some tasty snacks!
Individual talks will be 10-15 minutes plus time for feedback. Enroll on your selected date by emailing pedro.ferreira[at]inesc-id.pt.
Happening on the second Wednesday of every month (4pm-5pm):
- 15 February (Alves Redol, Room 9)
- 15 March (Alves Redol, Room 9)
- 12 April (Alves Redol, Room 9)
- 10 May (Alves Redol, Room 9)
- 14 June (Alves Redol, Room 9)
- 12 July (Alves Redol, Room 9)
We hope to see you there!