Speedpath Analysis Under Parametric Timing Models
Luis Guerra e Silva,
The clock frequency of a digital IC is limited by its slowest paths,
designated by speedpaths. Given the extreme complexity involved in
modeling modern IC technologies, often speedpath predictions provided by
timing analysis tools are not correct. Therefore, several practical
techniques have recently been proposed for design debugging, that combine
silicon stepping of improved versions of a circuit with subsequent
correlation between measured and predicted data. Addressing these issues,
in this talk we proposes a set of techniques that enable the designer to
obtain reduced subsets of paths, guaranteed to contain all the speedpaths
of a given circuit or block. Such subsets can be computed either from
timing models, prior to fabrication, or incorporating actual delay
measurements from fabricated instances.
Date: 2010-May-28 Time: 11:00:00 Room: 04
For more information:
INESC-ID ESR Talks – February 2023
If you are a masters/PhD student or a postdoctoral fellow, come and present your work in an informal and friendly environment – and savour some tasty snacks!
Individual talks will be 10-15 minutes plus time for feedback. Enroll on your selected date by emailing pedro.ferreira[at]inesc-id.pt.
Happening on the second Wednesday of every month (4pm-5pm):
- 15 February (Alves Redol, Room 9)
- 15 March (Alves Redol, Room 9)
- 12 April (Alves Redol, Room 9)
- 10 May (Alves Redol, Room 9)
- 14 June (Alves Redol, Room 9)
- 12 July (Alves Redol, Room 9)
We hope to see you there!