Everything you always wanted to know about worst-case (but were afraid to ask) …
Helmut Graeb,
Technische Universitaet Muenchen –
Abstract:
Process corners, corner cases, worst case parameter sets, …; there are a lot of myths about certain parameter sets that are supposed to capture some kind of measure for variability of a circuit manufactured in a semiconductor technology. But what are these corners really? How are they determined? How should the results of a worst-case simulation be interpreted? And how can I get an estimation of the yield, more specifically, the parametric yield? These are questions that every designer of analog and mixed-signal circuits is confronted with in his every-day life of designing complex circuits in ever-advancing technologies with ever-increasing transistor variability. The first part of the talk will give some answers.
Constraints are key elements of analog design automation: a mathematical optimization tool would not be applicable if it would not be provided with constraints to keep transistors in saturation, to take care of symmetrical sizing, for instance. Interestingly, the netlist of an analog circuit inherently can provide a lot of constraints. The second part of the talk presents a method to automatically extract constraints out of a given netlist. It consists of two parts. First, an analysis of the hierarchical structure of a circuit is described. Second, a signal path analysis is presented. The overall outcome are constraints for sizing and placement, as well as a construction plan for analog placement. It will be illustrated how to use this outcome in sizing and placement of analog circuits.
Bio: Helmut Graeb got his Dipl.-Ing., Dr.-Ing., and habilitation degrees from Technische Universitaet Muenchen in 1986, 1993 and 2008, respectively. He was with Siemens Corporation, Munich, from 1986 to 1987, where he was involved in the design of DRAMs. Since 1987, he has been with the Institute of Electronic Design Automation, TUM, where he has been the head of a research group since 1993. His research interests are in design automation for analog and mixed-signal circuits, with particular emphasis on Pareto optimization of analog circuits considering parameter tolerances, analog design for yield and reliability, hierarchical sizing of analog circuits, analog/mixed signal test design, discrete sizing of analog circuits, structural analysis of analog and digital circuits, and analog layout synthesis. Dr. Graeb has, for instance, served as a Member of the Executive Committee of the ICCAD conference, as a Member or Chair of the Analog Program Subcommittees of the ICCAD, DAC, and D.A.T.E conferences, as Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II: ANALOG AND DIGITAL SIGNAL PROCESSING and IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, and as a Member of the Technical Advisory Board of MunEDA GmbH Munich, which he co-founded. He is a Senior Member of IEEE (CAS) and member of VDE (ITG). He was the recipient of the 2008 prize of the Information Technology Society (ITG) of the Association for Electrical, Electronic and Information Technologies (VDE), of the 2004 Best Teaching Award of the TUM EE Faculty Students Association, of the 3rd prize of the 1996 Munich Business Plan Contest.
Date: 2013-Dec-12 Time: 10:30:00 Room: room EA3, Torre Norte do IST
For more information:
Upcoming Events
INESC Lisboa 2023 Annual Meeting

On November 3rd will take place the first Meeting of INESC Lx, a consortium of the INESC institutions based in Lisbon: INESC-ID, INOV and INESC MN.
The event will take place at Hotel Golf Mar, in Vimeiro, giving all the participants the opportunity to discuss and share the work being developed at INESC Lx. The agenda includes in the Opening Session the President of the Commission for Regional Development and Coordination of Lisbon and Tagus Valley (CCDR LVT), Teresa Almeida and in the Closing Session the Portuguese Minister of Economy, António da Costa Silva.
If you are a member of INESC Lx you can register here by September 29th.
About INESC Lisboa
INESC Lisboa is a unique research consortium in Portugal, representing INESC-ID, INESC MN and INOV, research institutions in the areas of computer science, electronics and computer engineering, and physics engineering in Lisbon. Its mission is to facilitate synergies among the institutes to promote the Research, Development, and Innovation (R&D+i) made in Portugal.
OLISSIPO Workshop: “Metabolism and mathematical models: Two for a tango”

The 3rd Edition of the workshop “Metabolism and mathematical models: Two for a tango” will take place online on November 14-15, 2023.
The topic of the workshop is metabolism in general. As in the previous cases, a special focus will be placed on parasitology. Besides an exploration of the biological, biochemical and biomedical aspects of metabolism, the workshop will also aim at presenting some of the mathematical modelling, algorithmic theory and software development that have become crucial to explore such aspects.
More details will soon be provided but initial information may be already found here.
Keynote speakers:
- Barbara Bakker (Faculty of Medical Sciences, University of Groningen, The Netherlands)
- Igor Cestari (Institute of Parasitology, McGill University, Montréal, Canada)
- Vassily Hatzimanikatis (École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland)
- Steffen Klamt (Max Planck Institute for Dynamics of Complex Technical Systems, Magdeburg, Germany)
- Ina Koch (Goethe Universität, Frankfurt am Main, Germany)
- Laura-Isobel McCall (San Diego State University, US)
Besides the talks given by the above Keynote speakers, there will be two sessions, one per day, of 30 minutes each, dedicated to a discussion of some specific open questions. More details on these will be provided very soon.The workshop will take place in the afternoons, from 2pm to 5:30pm CET time.
Registration is free but is required here.
Olissipo website.